Fix Planck defconfig
This commit is contained in:
parent
6b433fdefd
commit
e845995c2d
1 changed files with 0 additions and 3 deletions
|
@ -20,9 +20,6 @@ CONFIG_CLOCK_STM32_HSE_CLOCK=8000000
|
||||||
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
CONFIG_CLOCK_STM32_SYSCLK_SRC_PLL=y
|
||||||
# use HSE as PLL input
|
# use HSE as PLL input
|
||||||
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
CONFIG_CLOCK_STM32_PLL_SRC_HSE=y
|
||||||
# however, the board does not have an external oscillator, so just use
|
|
||||||
# the 8MHz clock signal coming from integrated STLink
|
|
||||||
CONFIG_CLOCK_STM32_HSE_BYPASS=y
|
|
||||||
# produce 72MHz clock at PLL output
|
# produce 72MHz clock at PLL output
|
||||||
CONFIG_CLOCK_STM32_PLL_PREDIV=1
|
CONFIG_CLOCK_STM32_PLL_PREDIV=1
|
||||||
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=9
|
CONFIG_CLOCK_STM32_PLL_MULTIPLIER=9
|
||||||
|
|
Loading…
Reference in a new issue